Home
/
Comprehensive
/
Senior Design Verification Engineer
Senior Design Verification Engineer-March 2024
Multiple Locations
Mar 28, 2026
About Senior Design Verification Engineer

  Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. Microsoft’s Silicon team builds custom silicon for a diverse set of systems ranging from innovative consumer products like Xbox to high-performance Azure cloud servers, clients, and augmented reality.

  We are looking for a design verification engineers to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment.

  Responsibilities

  The AISoC silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner.

  Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.

  Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools

  Develop tests using UVM or C/C++ Analyse and debug test failures with designers to deliver functionally correct design.

  Identify and write functional coverage for stimulus and corner cases.

  Close coverage to plug verification holes and meet tape out requirements.

  Qualifications

  7 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s

  In depth knowledge of verification principles, testbenches, stimulus generation, and UVM or C++ based test environments.

  Solid understanding of computer architecture

  Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments

  Scripting language such as Python or Perl

  Desirable:

  Hands on experience in Formal property verification

  knowledge in high-speed protocols like DDR, PCIe, Ethernet

  Processor based testbenches and emulation

  #SCHIEINDIA

  Microsoft is an equal opportunity employer. Consistent with applicable law, all qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations (https://careers.microsoft.com/v2/global/en/accessibility.html) .

Comments
Welcome to zdrecruit comments! Please keep conversations courteous and on-topic. To fosterproductive and respectful conversations, you may see comments from our Community Managers.
Sign up to post
Sort by
Show More Comments
SIMILAR JOBS
Accelerated Sales Program
A position at White Cap isn’t your ordinary job. You’ll work in an exciting and diverse environment, meet interesting people, and have a variety of career opportunities. The White Cap family is commi
Principal Security Researcher
Job Description Onsite presence required in Columbia, MD or Denver, CO (secure, non-government facility) Do you have a passion for high scale services and working with some of Oracle's most critical
Lead Specialist
The Opportunity: The Lead Specialist will assume project management responsibilities for major equipment moves, acquisition, decommissions. The Specialist is responsible for determining project sched
Client Quant Developer, Desktop Build Group
Client Quant Developer, Desktop Build Group London Posted Jan 9, 2024 - Requisition No. 122507 Quantitative investment funds have grown exponentially over the last decade and Bloomberg is uniquely po
OUTSIDE MACHINIST EXPERIENCED - $1500 SIGN-ON BONUS
OUTSIDE MACHINIST EXPERIENCED - $1500 SIGN-ON BONUS Location: Newport News, Virginia, United States Date: Jan 23, 2024 Req ID: 35947 Team: X43 MACH INSTALL Entity: Newport News Shipbuilding US Citize
Truck Driver
In our over the road Flatbed Fleet, you’ll haul unique freight mostly east of I-35 (though you may have loads that'll take you through any of the lower 48 states and Canada). As you see the nation, y
Survey Designer - ORD (OpenRoads Designer)
Join us and grow your career with a certified Great Place to Work for the lasteight years running. We are a team of Engineers, Architects, Surveyors andScientists committed to making meaningful contr
Assistant Education Manager, Estee Lauder
Assistant Education Manager, Estee Lauder Brand: Estée Lauder - Brand Description ACCOUNTABILITIES High Touch Service Education Development-Develop local training contents and conduct brand product &
Inventory Supervisor
Job Posting Inventory Supervisor Starting Wage From: $14.50-$17.50 Part Time: Paid hours depend on your availability and business need; the more you are available, the more you can earn! Perks of Wor
Channel Support Agent - Order Management EMEA - Italy
Day in the Life of the EMEA Channel Support Agent – Order Management - Italy As a Customer Support Agent, you are responsible for the effective processing and logistics flow of our total order flow p
Copyright 2023-2026 - www.zdrecruit.com All Rights Reserved