Home
/
Software Engineering
/
Processor Power Management Verification Engineer
Processor Power Management Verification Engineer-December 2024
Cupertino
Dec 2, 2025
About Processor Power Management Verification Engineer

  Summary

  Posted: Dec 4, 2023

  Role Number:200526268

  Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product. In this highly visible role, you will be at the center of a chip design effort collaborating with many teams, with a critical impact on getting functional products to millions of customers quickly. We are looking for a strong candidate to join our processor verification team focusing on Power Management and Clock Control verification.

  Key Qualifications

  Key Qualifications

  Minimum BS Knowledge of digital logic design, micro-processor architecture and microarchitecture. Knowledge in developing verification test benches, Verilog/System-Verilog based transactors and checkers. Knowledge in VLSI design and low power digital design technique. Good programming skills including basic understanding basic object orientated programming and scripting language like perl or python. Should be an extraordinary teammate with excellent communication skill with the ability to articulate complex design issues during verification effort. Be able to create and follow detail work schedule and work independently on the verification efforts for a block/area of the design.

  Description

  Description

  As a Processor Power Management Verification Engineer, you will have the responsibilities as follows: - Work closely with architecture and RTL designers on verifying the functionality correctness of the Power Management and Clock Control logic - Execute test plans and schedules for the power management and clock control logic. - Develop tests in Assembly, Scripts, System Verilog, or vectors according to test plans to drive testing in simulation and emulation environments - Root cause failures and propose potential solution to the design team. - Develop coverage monitors and analyze coverage to ensure all the test cases in the test plans are covered - Develop checkers or Verilog/System Verilog-base transactor to verify the design

  Education & Experience

  Education & Experience

  Minimum BS

  Additional Requirements

  Additional Requirements

  Pay & Benefits

  Pay & Benefits

  At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $55.81 and $84.08/hr, and your base pay will depend on your skills, qualifications, experience, and location.

  Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

  Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Comments
Welcome to zdrecruit comments! Please keep conversations courteous and on-topic. To fosterproductive and respectful conversations, you may see comments from our Community Managers.
Sign up to post
Sort by
Show More Comments
SIMILAR JOBS
Principal Software Engineer/Developer
Job Description: Position Description: Applicants are permitted to work remotely from an at home work site anywhere in the United States. Develops and implements technical solutions for customer-faci
Principal Application Engineer (SRE)
Discover. A brighter future. With us, you'll do meaningful work from Day 1. Our collaborative culture is built on three core behaviors: We Play to Win, We Get Better Every Day & We Succeed Togeth
Technical Feature Owner
Life at Capgemini Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For eligible employees, we offer: Flexible work Healthcare including dental
Product Validation Engineer II
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This position will assist in Cadence Genus & Innovus development and validation, incl
Principal Mobile Developer
Job Description: We're looking for product-aware developers who are passionate, inquisitive, and responsible individuals to help deliver the best mobile experience to our customers! The ideal candida
Software Engineer - Big Data Technologies
Summary Posted: Oct 9, 2023 Weekly Hours: 40 Role Number:200509365 Meaningful insights require a solid infrastructure that is able to scale with the large amount of data coming in. Our team is respon
Processor Power Management Verification Engineer
Summary Posted: Dec 4, 2023 Role Number:200526268 Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. B
Summer 2024 Intern - Legal Associate
To get the best candidate experience, please consider applying for a maximum of 3 roles within 12 months to ensure you are not duplicating efforts. About Futureforce University Recruiting Our Futuref
Software Engineer II
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Title: Software Engineer II Grade: T2 Experience: 1-3 Years Location: Bangalore Caden
Lead Fullstack Developer
To get the best candidate experience, please consider applying for a maximum of 3 roles within 12 months to ensure you are not duplicating efforts. Job Category Software Engineering Job Details About
Copyright 2023-2025 - www.zdrecruit.com All Rights Reserved