Home
/
Comprehensive
/
ASIC Physical Design Engineer
ASIC Physical Design Engineer-May 2024
Virtual
May 24, 2026
ABOUT INTEL
Intel creates world-changing technology that enriches the lives of every person on earth.
10,000+ employees
Technology
VIEW COMPANY PROFILE >>
About ASIC Physical Design Engineer

  Job Description

  If you have a strong technical background in ASIC Physical/Structural Design, would like to broaden your technical breadth into Tools/Flows/Methodology and work on most advanced process technology including 3DIC design, this is the position for you. Intel Foundry Services (IFS) Customer Design Enablement team is looking for independent, self-motivated candidates with strong technical skills in SOC/IP/ASIC design and/or methodology development to participate in our journey to bring IFS Design Platform to world class standard.

  As part of our IFS group, you will participate in our Test Chip design execution, validate and deliver a robust, fully validated reference design and sign off flows, in partnership with EDA vendors and other Intel/IFS Partner organizations. You will involve in building the design using the foundry reference flows and continuously improve/update the design to exercise/stretch the flows in various metrics that matter most to our customers. You will help create documentation/trainings to bring our customers up-to-speed in using these flows along with Intel PDK collaterals. In addition, our team drives IFS technologies and solutions into our customer's engineering teams and is the customer advocate with internal development teams. You will ensure Intel collaterals and services can continuously meet IFS customers' needs that would lead to successful chip tape-outs. Joining this group means you will be representing Intel in enabling customers' satisfying experiences and eventual outcome, financial success.

  You will have an opportunity to grow and expand your knowledge on various ASIC physical design domains and will be exposed to various challenges that customers encounter. In this role you may:

  validate the overall IFS design platform based on vendor reference flows

  execute internal Test Chip design, including 3DIC related Test Chips

  support the successful tape-out of customer chips

  create and deliver customer training and application notes

  provide technical support to IFS customers

  collaborate with internal teams and EDA vendors on issue resolution

  develop methodology and automation to improve design productivity and efficiency

  PDK and design collaterals validation, to name a few.

  #ifsdsgmy

  Qualifications

  Bachelor of Engineering degree or a Master of Science degree in Electronic, Electrical or Computer Engineering, or equivalent with preferably at least 1 years of experience in SOC/Analog/IP/ASIC design and/or methodology development.

  Preferred Qualifications:

  Minimum 1 years of experience in writing and producing software code using languages such as PERL and TCL.

  Minimum 1 years of experience in running Synthesis, Place and Route physical design tools and flow, with demonstrated expertise in design constraints and optimization, timing convergence, low power checks, IR drop analysis and fixes, layout DRC analysis andd fixes, and successful tape-out of designs in advanced nodes.

  Experience in Unix/Linux and shell programming.

  Experience in 3DIC design will be an added advantage.

  Inside this Business Group

  Intel Foundry Services (IFS) is an independent foundry business that is established to meet our customers' unique product needs. With the first "Open System Foundry" model in the world, our combined offerings of wafer fabrication, advanced process, and packaging technology, chiplet, software, robust ecosystem, and assembly and test capabilities help our customers build their innovative silicon designs and deliver full end-to-end customizable products from Intel's secure, resilient and sustainable source of supply.

  Posting Statement

  All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

  Benefits

  We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. (https://jobs.intel.com/en/benefits)

  Working Model

  This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Comments
Welcome to zdrecruit comments! Please keep conversations courteous and on-topic. To fosterproductive and respectful conversations, you may see comments from our Community Managers.
Sign up to post
Sort by
Show More Comments
SIMILAR JOBS
Grain Plant Operator
The Cargill Agricultural Supply Chain (CASC) connects producers and users of grains and oilseeds around the globe through sourcing, storing, trading, processing, and distributing grains and oilseeds,
Assistant Manager
Employer: DRM Arby's Hourly Assistant Manager (45-Hour Work Week) Why should you join the DReaM Team? To be part of a family focused culture that allows you flexibility in your schedule to achieve yo
Trainer - Operator (2nd shift SHI2)
Trainer - Operator (2nd shift SHI2) Country/Region: US Location: Mesa, AZ, US, 85212-9361 Req ID 64782 | OSS Mesa, United States This is a temporary assignment. General Summary: Under indirect superv
Robotics Engineer Intern
FANUC America CorporationRobotics Engineer Intern Huntersville, NC 28078 At  FANUC America Corporation  we are passionate about our customers, our employees, and the work we perform. We maintain a wo
Southwest Program Internship
JOB TITLE: Southwest Program Intern CLASSIFICATION: Intern STIPEND: $800 per week FLSA: Non-Exempt, Temporary Full-Time DEPARTMENT: Field Conservation (Southwest Program) LOCATION: Remote or Santa Fe
Interventional Radiology Registered Nurse (RN)
* Substantial Rate Increases * *Sign On Bonus Up to $12,000 * At Baystate Health, RN means more. It stands for our deep respect for nursing professional practice that is essential to our mission. It
Program Director-Production Readiness
The Program Director-Production Readiness will play a critical role in ensuring the Quality, Safety, and compliance of Philips’ Sleep & Respiratory products through leading Production, Integrated
Route Sales Representative
Job ID: ROUTE026633 Now Offering $2,000 Sign On Bonus! $47,000 - $52,000/year ($160/day + commission - First 12 weeks are protected pay at $1030/week Most Weekends Off! Benefits Offered! As a Route S
Patient Access Representative - Corporate Patient Access - Full Time
Position will handle registration in the Emergency Department Communicates with patients, participants and staff to accurately schedule patients for prescribed procedures. Performs clerical and recep
Provider Configuration Analyst - REMOTE
JOB DESCRIPTION Job Summary Responsible for accurate and timely maintenance of critical provider information on all claims and provider databases. Maintains critical provider information on all claim
Copyright 2023-2026 - www.zdrecruit.com All Rights Reserved