Home
/
Comprehensive
/
Physical Design Floorplanning Engineer
Physical Design Floorplanning Engineer-December 2024
Bengaluru
Dec 15, 2025
ABOUT INTEL
Intel creates world-changing technology that enriches the lives of every person on earth.
10,000+ employees
Technology
VIEW COMPANY PROFILE >>
About Physical Design Floorplanning Engineer

  Job Description

  Drives and oversees all the activities related to Full-cgip integration, including floorplanning/design-planning, partitioning, pin-cutting, PG grid generation, PDN/ESD closure, RDL/analog routing, bump-planning.

  Defines the physical dimensions of the IP or SoC with consideration for overall product costs such as die size optimization, die-per-reticle/good-die-per-wafer maximization, and right technology selection as it pertains to metal layers and reuse strategy across different SKUs in a product family. Establishes the integration plans for disaggregated die with optimization for package and board constraints. Performs integration of all dies in a package and completes the relevant checks before tapeout. Creates and physical database for the IP or SoC. Collaborates with architects to optimize the placement of IPs for latency as well as die area/aspect-ratio. Creates specifications and collaterals for the IP blocks to execute the floorplan and automatic place and route (APR) at subsequent hierarchies. Collaborates with the clock design and logic design teams to deliver the physical block level floorplans for APR. Collaborates with the power delivery team on tradeoffs for metal allocation for signal and power.

  Qualifications

  Minimum Qualifications:

  Bachelor or Masters degree in Electrical/Electronics/Computer Engineering with 7+ years of relevant experience

  Expertise in full-chip floorplanning, design planning for multiple style of floorplans including partitioning and pin-cutting for large SoCs and good knowledge of related areas like bump-planning, rdl routing, analog, full chip-integration activity

  Exposure to LV cleanup, power-planning, ESD, PG grid generation

  Preferred Qualifications:

  Proficiency in using multi vendor EDA tools including ICC2, FC, or other SNPS/CDNS tools etc

  PKG and platform knowhow/exposure, SORT/CLASS test awareness is a definite plus

  PnR flow experience/Timing analysis knowhow, physical aware synthesis awareness

  Proficiency in programming language /scripting(Perl, tcl, Python) is a plus

  Inside this Business Group

  The Network & Edge Group brings together our network connectivity and edge into a business unit chartered to drive technology end to end product leadership. It's leadership Ethernet, Switch, IPU, Photonics, Network and Edge portfolio is comprised of leadership products critically important to our customers.

  Posting Statement

  All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

  Benefits

  We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. (https://jobs.intel.com/en/benefits)

  It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

  Working Model

  This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Comments
Welcome to zdrecruit comments! Please keep conversations courteous and on-topic. To fosterproductive and respectful conversations, you may see comments from our Community Managers.
Sign up to post
Sort by
Show More Comments
SIMILAR JOBS
Staff Nurse II -32 Hours - Day
Job Summary: The Registered Nurse (RN) II is a professional caregiver who assumes responsibility and accountability for a group of patients for a designated time frame. The RN II provides care to pat
Intern Global Transaction Advisory Group (TAG) - 202203152-OTHLOC-Cj1bYfwd
Description About AandM Companies, investors and government entities around the world turn to Alvarez and Marsal (AandM) for leadership, action and results. Privately held since its founding in 1983,
Laminator I - Weekend (Fri/Sat/Sun)
We are continuing to grow! We are currently accepting applications for an upcoming Weekend Shift Assembly Technician (Laminator) need at our Renton location.Assembly Technician Level I (Laminator I)L
John Deere Field Service Technician
C & B Equipment, a progressive family-owned company that has grown over 30 years to include John Deere Ag, material handling and power sports locations, has an opening for a Field Service Technic
Specialized Travel Consultant
Amex GBT is a place where colleagues find inspiration in travel as a force for good and – through their work – can make an impact on our industry. We’re here to help our colleagues achieve success an
Licensed Practical Nurse (LPN)
The Elk County Prison is seeking a contracted LPN able to work rotating 7pm-10pm Monday through Friday and/or 8am -12pm and 7pm-10pm on weekends at a rate of $24.94 per hour. This position requires t
Guest Service Agent - Overnight - Kimpton Palladian Hotel
Night Auditor Palladian Hotel Kimpton Hotels & Restaurants Belltown Seattle The hourly pay for this role is $22.00. This range is only applicable for jobs to be performed in Seattle, WA. This is
QUALITY CONTROL IN-PROCESS INSPECTOR
JOB SUMMARY Under the direct supervision of the Quality Director with input from the Quality Manager the Quality In-Process Inspector is responsible for assuring production parts are inspected by the
Audit & Reimbursement II
WARNING: Please beware of phishing scams that solicit interviews or promote work-at-home opportunities, some of which may pose as legitimate companies. Elevance Health requires a completed online app
Retail Merchandiser
Job Posting CROSSMARK is seeking a fun, energetic part-time Merchandiser who enjoys staying active in a fast-paced environment. You would be responsible for engaging and captivating consumers by time
Copyright 2023-2025 - www.zdrecruit.com All Rights Reserved