Home
/
Comprehensive
/
Foundry ASIC (APR) Design Methodology/Flow Enablement Engineer
Foundry ASIC (APR) Design Methodology/Flow Enablement Engineer-May 2024
Bengaluru
May 21, 2026
ABOUT INTEL
Intel creates world-changing technology that enriches the lives of every person on earth.
10,000+ employees
Technology
VIEW COMPANY PROFILE >>
About Foundry ASIC (APR) Design Methodology/Flow Enablement Engineer

  Job Description

  IFS Foundry Technology Engineering and Customer (FTEC) team is a critical team to lead Intel's design methodology and flow in advanced technology. As a role in IFS FTEC team, should be familiar with entire ASIC (APR) design flow and qualified to have design experience in ASIC (APR) design. In this position, the candidate will be responsible for the ASIC (APR) design methodology/flow development especially in the areas of synthesis, floorplan, PnR, Timing, 3DIC, ECO, Layout Verification and PG/EMIR design. As part of this role, the candidate is expected to work with various cross functional teams and external EDAs to oversee the execution all the way. The candidate is responsible to run PPA benchmarking, validate new design flow/methodology, and figure out the potential flow issues. In addition to the above, the candidate's ability to come up with a design solution is a plus.

  Candidate applying for the ASIC Design Methodology and Flow Development Engineer position shall have expertise in any or multiple areas listed below:

  1) Advanced ASIC (APR or PD) design including Synthesis, Floorplan, PnR, PG/EMIR, Timing, Layout verification and ECO

  2) ASIC (APR) design flow development and EDA tool certification;

  3) EDA design tool and design automation Self-motivated and detail-oriented, capable of articulating complex concepts and solutions ;

  4) EDA views development and qualification;

  5) Qualification of PDK/reference flows/Foundation IP.

  6) 3DIC implementation

  The ideal candidate should exhibit the behavioral traits such as: Collaboration mindset with a focus on development/design methodology, operate seamless in cross functional or matrix organization setup, and deftly handle internal & external EDA/ecosystem engagements.

  Qualifications

  Qualifications

  Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  Minimum Qualifications:

  MS/Ph.D. degree in Electrical Engineering, Computer Science, or a STEM related field of study

  5+ years experiences in ASIC (APR) design, flow development, and EDA enablement; and/or

  Technical background in EDA tools

  Programming skill: TCL, PERL or SKILL

  Preferred qualifications:

  Experience in PDK development and enablement is a plus.

  Experience in tools, flow & methodology development in FinFET technologies

  Experience in handling EDA & PDK development stake holders

  Experience in EDA feature development and support in Physical design & signoff domains

  Experience in latest 3DIC implementation and/or methodologies

  Good communication and presentation skills to executive project coordination

  Experience in AI/ML deployment in physical design

  Programming skill: Python

  Inside this Business Group

  Intel Foundry Services (IFS) is an independent foundry business that is established to meet our customers' unique product needs. With the first "Open System Foundry" model in the world, our combined offerings of wafer fabrication, advanced process, and packaging technology, chiplet, software, robust ecosystem, and assembly and test capabilities help our customers build their innovative silicon designs and deliver full end-to-end customizable products from Intel's secure, resilient and sustainable source of supply.

  Posting Statement

  All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

  Benefits

  We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. (https://jobs.intel.com/en/benefits)

  It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

  Working Model

  This role will require an on-site presence.

Comments
Welcome to zdrecruit comments! Please keep conversations courteous and on-topic. To fosterproductive and respectful conversations, you may see comments from our Community Managers.
Sign up to post
Sort by
Show More Comments
SIMILAR JOBS
Financial Center Manager - Military Banking Overseas Division - Japan
Financial Center Manager - Military Banking Overseas Division - Japan San Antonio, Texas Job Description: The Financial Center Manager supports the Overseas Military Banking Program. This role is an
Analytics Dashboard Developer - Solon, OH
Job OverviewHubbell Utility Solutions (HUS) engages in the design and manufacture of a wide variety of products used by utilities. Today, HUS is also deeply engaged in product solutions for the Utili
Shift Lead
You support the Restaurant General Manager (RGM) by running great work shifts and meeting Taco Bell standards. You take ownership and responsibility to solve problems, seek help when needed and are w
general warehouse
general warehouse. orlando , florida posted 10 days ago job details summary $14 - $15 per hour temporary category production occupations reference1010179-2 job details Responsible for performing gene
COOK (FULL TIME)
Canteen Quarterly Bonuses up to $500!!! We are hiring immediately for full time COOK positions. Location: MG Foods - 9759 Commerce Parkway, Lenexa, KS 66219 Note: online applications accepted only. S
Chemist
Make an impact doing work you can be proud of at Bureau Veritas. Your career is about more than building a resume — it’s a chance to leave your mark. About Bureau Veritas: Bureau Veritas is a global
Data Modeler
Description GENERAL SUMMARY: Under the general supervision of the GIS Program Manager, performs GIS, analytical, and administrative work in the office and rarely the field in supporting the daily ope
User Experience Developer 4-ProdDev
Job Description Interaction Designer – Redwood Design System Every day, enterprises around the world focus on how to help their employees work simpler and smarter. At Oracle, we’re committed to creat
Sales Rep, Lead
Overview This position is responsible for the in-house marketing, promotion and sale of consumer product goods in the Commissary facilities. Requires in depth knowledge of client’s brands and has the
Senior Associate, Talent & Culture Risk Management
Business Title: Senior Associate, Talent & Culture Risk Management Requisition Number: 108868 - 33 Function: Business Support Services Area of Interest: State: IL City: Lisle Description: Known f
Copyright 2023-2026 - www.zdrecruit.com All Rights Reserved