Home
/
Comprehensive
/
Display System Architect
Display System Architect-October 2024
Redmond
Oct 24, 2026
ABOUT META
We’re building a team as diverse as the communities and billions of people we serve every day. Our teammates don’t need to conform here. Lived experiences are an asset, and we value your unique perspe
10,000+ employees
Social Media, Technology
VIEW COMPANY PROFILE >>
About Display System Architect

  Summary:

  Meta is the world leader in the design of virtual and augmented reality systems. Come work alongside expert engineers and research scientists to create the technology that makes AR pervasive and universal. Join the adventure of a lifetime as we make science fiction real and change the world.The APIX Architecture team is seeking a Display Architect to lead the implementation of Meta’s proprietary display IP for AR displays. As a member of the APIX team, the successful candidate will be working closely with other Display architects, Perception and Image Quality team, silicon vendors to design, evaluate performance, and embed Meta’s proprietary IP within the vendor's silicon for future AR products. This role requires close collaboration with multiple teams within the Meta Reality Labs.The ideal candidate is familiar with display algorithms such as sub-pixel rendering, foveation, dithering, persistence, uniformity compensation, dead pixel compensation algorithms, is comfortable with programming languages such as Python or C++, and has ASIC design background including RTL design, synthesis, and timing, sizing, power and project management analysis. Deep understanding of the display pipeline is required.

  Required Skills:

  Display System Architect Responsibilities:

  Lead architecture and development of proprietary display IP for AR displays. Collaborate with display algorithm experts to develop software (Python/C++) models of the algorithms.

  Collaborate with Perception and Image quality teams to evaluate performance.

  Collaborate with hardware prototyping teams to create hardware evaluation and platforms.

  Collaborate with vendors to define high-level IP architecture consistent with vendors technologies and design.

  Design and implement the algorithm in Verilog with optimized gate-count, meeting performance targets.

  Create gate-level, timing-validated IP for transfer to vendors.

  Collaborate with vendors to embed IP within the vendor’s silicon solutions.

  Supervise and plan time lines and estimates for executive decisions.

  Participate in silicon design reviews with vendors and assess overall digital design flow including verification coverage, clock synthesis, timing signoff.

  Collaborate with the system team to bring up and test the algorithm for production readiness.

  Minimum Qualifications:

  Minimum Qualifications:

  Bachelors degree in Electrical Engineer or Computer Engineering or relevant industry experience

  10+ years of experience in research, advanced optics development, or equivalent experience

  5+ years of technical leadership experience working with multiple internal and external teams

  Understanding of the front-end digital design flow: RTL design, logic synthesis, timing verification

  Understanding of pixel pipeline for Displays & Backplane Architectures

  Effective communication skills and record of publications

  Preferred Qualifications:

  Preferred Qualifications:

  15+ years of experience in research, advanced optics development, or equivalent experience

  Ph.D. degree in Electrical Engineering or related field

  Prior experience with architecture and design of display IP such as sub-pixel rendering, foveation, dithering, deadpixel, uniformitity, burn-in compensation algorithms

  Familiar with compression IP design and power estimation

  Public Compensation:

  $204,000/year to $281,000/year + bonus + equity + benefits

  Industry: Internet

  Equal Opportunity:

  Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

  Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].

Comments
Welcome to zdrecruit comments! Please keep conversations courteous and on-topic. To fosterproductive and respectful conversations, you may see comments from our Community Managers.
Sign up to post
Sort by
Show More Comments
SIMILAR JOBS
Accounts Receivable Analyst (Credit and Collection)
Continental Global Business Services in Manila started in June 2012 as Veyance Technologies Inc. and was acquired by Continental AG in January 2015. On the same year, it legally changed the company n
MEDICO GENERAL DE GINECOBSTETRICIA
...
Senior Managers
Responsibilities: Structure the tax aspects of multinational private equity and strategic mergers, acquisitions, joint ventures, dispositions, and IPOs. Assist multinational enterprises with preparin
Senior CNC Programmer - 2nd Shift {D} - SENIO002429
DESCRIPTION/RESPONSIBILITIES:Position Overview:In this role you will be part of the Optical Manufacturing team which is responsible for machining precision optics using a variety of CNC machinery. As
Technology Modernization - Anaplan Senior Associate
Technology Modernization - Anaplan Senior Associate As an Anaplan-focused Senior Associate within the Technology Modernization Practice, you will help organizations proactively shape and implement th
CASE MANAGER V - Reentry Supervisor
PDate 011824 030001 Location of vacancy: Reentry and Integration Division/Tennessee ColonyThis website contains only partial information regarding this job posting and application procedures.For comp
Manager, Manufacturing Test Development Engineering
Position Manager, Manufacturing Test Development Engineering Location Indiana Technical Center with locations in Noblesville & Kokomo, Indiana. This position’s primary location is in Kokomo, Indi
Restaurant Team Member
Req ID: 428841 Address: 3219 Airport Drive Great Falls, MT, 59404 Benefits: * Paid Time Off * Flexible Scheduling * 401(k) – 100% match up to 5% * Medical/Dental/Vision Insurance after 30 days * Comp
Process Engineer or Scientist
...
Repartidor Profesional
...
Copyright 2023-2026 - www.zdrecruit.com All Rights Reserved