Job Description

　　This position is within the Design Enablement(DE) organization of Technology Development(TD). At Intel, Design Enablement is one of the key pillars enabling Intel to deliver winning products in the marketplace. The PERC ESD development team within this organization is looking for individuals who will be responsible to develop PERC ESD rule decks for latest Intel technologies. Your work will directly enable design teams to get to market faster with leadership products on cutting edge technologies. AS part of the Design Enablement/Process Design Kit (PDK) group, you will join a highly motivated team of top-notch engineers solving challenging technical problems enabling PDKs for Intel's most advanced process technologies and drive PDKs towards industry standard methods and ease of use for the end customers.

　　#DesignEnablement

　　Qualifications

　　You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

　　Minimum Qualifications

　　Candidate must possess a MS degree with 6+ months of experience or PhD degree with 1+ years of experience in Electrical Engineering or Computer Engineering or related field.

　　Preferred Qualifications:

　　6+ months of experience in the following:

　　Experience with Calibre or ICV PERC tools.

　　Knowledge in ESD/LU Pre-Si models (HBM and CDM), I/O design and methodologies.

　　Debugging skills.

　　Writing physical verification runsets.

　　Extraction and physical design domain.

　　Scripting languages for QA automation.

　　Driving cross functional and industry wide initiatives and taskforces.

　　Knowledge of semiconductor device physics, process technology, and design rules.

　　Inside this Business Group

　　As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

　　Other Locations

　　US, TX, Austin; US, AZ, Phoenix; US, CA, Santa Clara

　　Posting Statement

　　All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

　　Benefits

　　We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. (https://jobs.intel.com/en/benefits)

　　Annual Salary Range for jobs which could be performed in US, California: $106,231.00-$159,109.00

　　*Salary range dependent on a number of factors including location and experience

　　Working Model

　　This role will require an on-site presence.